"NEDA based hybrid architecture for DCTΓÇöHWT", International Conference on VLSI Systems, Architectures, Technology and Applications (VLSI-SATA): IEEE, pp. 1-6, 2016.
"Pipelined architecture for filter bank based 1-D DWT", 3rd International Conference on Signal Processing and Integrated Networks (SPIN): IEEE, pp. 47-52, 2016.
"Modified MLBF based architecture for 1-D DWT", IEEE International Conference on Computational Intelligence and Computing Research (ICCIC): IEEE, pp. 1-4, 2015.
"Systolic architecture implementation of 1D DFT and 1D DCT", Signal Processing, Informatics, Communication and Energy Systems (SPICES), 2015 IEEE International Conference on: IEEE, pp. 1-5, 2015.
"Triple-Matrix Product-Based 2D Systolic Implementation of Discrete Fourier Transform", Circuits, Systems, and Signal Processing, vol. 34, issue 10: Springer US, pp. 3221-3239, 2015.
"Systolic Array Implementation of DFT with Reduced Multipliers Using Triple Matrix Product", Advances in Signal Processing and Intelligent Recognition Systems: Springer, Cham, pp. 311-322, 2014.
"Reduced complexity architecture for convolution based discrete cosine transform", International Symposium on Electronic System Design (ISED): IEEE, pp. 67-71, 2013.